A 1.8V, 3GHz 16/17 Dual Modulus Prescaler in 0.35μm CMOS Technology
نویسندگان
چکیده
A dual-modulus (divide-by-16/17) prescaler has been designed using a 0.35μm CMOS technology. It consists of a divide-by-4/5 synchronous divider and a divideby-4 asynchronous divider, all implemented with MOS current mode logic. The operating frequency range is simulated to be from 0.8 to 3.1 GHz including all parasitics. The prescaler including the output buffers driving external 50Ω load draws about 14mA from a 1.8V power supply.
منابع مشابه
A novel design of high-speed divide-by-3/4 counter for a dual-modulus prescaler
A novel design for a high-speed divide-by-3/4 counter is presented. The proposed design reduces not only the critical path delay but also the feedback path delay, hence it can increase the operating speed. With this divide-by-3/4 counter, a divide-by-127/128 dualmodulus prescaler (DMP), implemented in 0.18μm CMOS technology, shows a maximum operating frequency of 7.0GHz with 2.4mW power consump...
متن کاملDesign of a High Frequency Dual Modulus Prescaler using Efficient TSPC Flip Flop using 180nm Technology
A high speed efficient TSPC flip-flop divide-by-16/17 dual modulus prescaler is proposed. The efficient (proposed) TSPC flip-flop with split path not only reduces the clock load and decrease power but also increases the speed of operation. The speed of the precaler can improve in two aspects. First is by adopting a new pseudo divide-by2/3 prescaler, the minimum working period is reduced by half...
متن کاملDesign of High Speed Dual Modulus Prescaler using Carbon Nanotube Field Effect Transistor
Dual modulus prescaler is one of the main building blocks in Frequency synthesizers. Which gives the flexibility to select channels on the basis of the number of times each of the modulus is selected. Modern frequency synthesizer requires high speed, low power prescaler. This paper proposes the design of such a prescaler using the carbon nanotube based transistor. The two most important perform...
متن کاملA 1.6-GHz Dual Modulus Prescaler Using the Extended True-Single-Phase-Clock CMOS Circuit Technique ( - Solid-State Circuits, IEEE Journal of
The implementation of a dual-modulus prescaler (divide by 128/129) using an extension of the true-single-phase-clock (TSPC) technique, the extended TSPC (E-TSPC), is presented. The E-TSPC [1], [2] consists of a set of composition rules for single-phase-clock circuits employing static, dynamic, latch, dataprecharged, and NMOS-like CMOS blocks. The composition rules, as well as the CMOS blocks, a...
متن کاملImplementation of a Programmable High Speed Divider for a 2.4 Ghz Cmos Integer-n Frequency Synthesizer
The implementation of a programmable high speed divider for a CMOS Frequency Synthesizer, using 0.35 μm CMOS technology, is described. The Frequency Synthesizer is part of a RF transceiver to work in the 2.4 GHz ISM (Industrial, Scientific and Medicine) band. The programmable divider employs: a divide-by-32/33 dual-modulus prescaler composed by a divide-by-4/5 synchronous counter, using the Ext...
متن کامل